


MICROCONTROLLER

UNIT-III

Lecture-9

INTERRUPT PRIORITY

- ▶ When the 8051 is powered up, the priorities are assigned according to the following
 - ▶ In reality, the priority scheme is nothing but an internal polling sequence in which the 8051 polls the interrupts in the sequence listed and responds accordingly
 - ▶ We can alter the sequence of interrupt priority by assigning a higher priority to any one of the interrupts by programming a register called IP (interrupt priority)
- 


Contd.

Interrupt Priority Upon Reset

Highest To Lowest Priority

External Interrupt 0	(INT0)
Timer Interrupt 0	(TF0)
External Interrupt 1	(INT1)
Timer Interrupt 1	(TF1)
Serial Communication	(RI + TI)

Contd.

- ▶ To give a higher priority to any of the interrupts, we make the corresponding bit in the IP register high
 - ▶ When two or more interrupt bits in the IP register are set to high
 - ▶ While these interrupts have a higher priority than others, they are serviced according to the sequence of Table
- 

Contd.


Interrupt Priority Register (Bit-addressable)

D7		D0					
--	--	PT2	PS	PT1	PX1	PT0	PX0
--	IP.7	Reserved					
--	IP.6	Reserved					
PT2	IP.5	Timer 2 interrupt priority bit (8052 only)					
PS	IP.4	Serial port interrupt priority bit					
PT1	IP.3	Timer 1 interrupt priority bit					
PX1	IP.2	External interrupt 1 priority bit					
PT0	IP.1	Timer 0 interrupt priority bit					
PX0	IP.0	External interrupt 0 priority bit					

Priority bit=1 assigns high priority

Priority bit=0 assigns low priority

Interrupt inside an Interrupt

- ▶ In the 8051 a low-priority interrupt can be interrupted by a higher-priority interrupt but not by another low priority interrupt
 - ▶ Although all the interrupts are latched and kept internally, no low-priority interrupt can get the immediate attention of the CPU until the 8051 has finished servicing the high-priority interrupts
- 

Triggering Interrupt by Software

- ▶ To test an ISR by way of simulation can be done with simple instructions to set the interrupts high and thereby cause the 8051 to jump to the interrupt vector table
- ▶ ex. If the IE bit for timer 1 is set, an instruction such as SETB TF1 will interrupt the 8051 in whatever it is doing and will force it to jump to the interrupt vector table
- ▶ We do not need to wait for timer 1 go roll over to have an interrupt

INTERRUPT PRIORITY

Example

- ▶ **Example:** (a) Program the IP register to assign the highest priority to INT1 (external interrupt 1), then (b) discuss what happens if INT0, INT1, and TF0 are activated at the same time. Assume the interrupts are both edge-triggered.
- ▶ **Solution:** (a) `MOV IP, #00000100B ; IP.2 = 1` assign INT1 higher priority. The instruction `SETB IP.2` also will do the same thing as the above line since IP is bit-addressable.

Contd.

- ▶ (b) The instruction in Step (a) assigned a higher priority to INT1 than the others; therefore, when INT0, INT1, and TF0 interrupts are activated at the same time, the 8051 services INT1 first, then it services INT0, then TF0. This is due to the fact that INT1 has a higher priority than the other two because of the instruction in Step (a). The instruction in Step (a) makes both the INT0 and TF0 bits in the IP register 0.